View of Enhancing DES Encryption Efficiency on 16 nm FPGA through Clock Gating for Low Power Design

Return to Article Details Enhancing DES Encryption Efficiency on 16 nm FPGA through Clock Gating for Low Power Design Download Download PDF